



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/587,727	07/26/2006	Daniel Timmermans	NL040060US1	1413
65913	7590	10/07/2008	EXAMINER	
NXP, B.V.			ZIA, SYED	
NXP INTELLECTUAL PROPERTY DEPARTMENT				
M/S41-SJ			ART UNIT	PAPER NUMBER
1109 MCKAY DRIVE			2131	
SAN JOSE, CA 95131				
			NOTIFICATION DATE	DELIVERY MODE
			10/07/2008	ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/587,727	TIMMERMANS, DANIEL	
	<b>Examiner</b>	<b>Art Unit</b>	
	SYED ZIA	2131	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 26 July 2006.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-11 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)            | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | Paper No(s)/Mail Date. _____                                      |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date <u>07/06</u>   | 6) <input type="checkbox"/> Other: _____                          |

## **DETAILED ACTION**

This office action is in response to application filed on July 26, 2006. Original application contained Claims 1-11. Therefore, Claims 1-11 are pending for further consideration.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-24 are rejected under 35 U.S.C. 102(e) as being anticipated by Vergnes (U. S. Publication No.: 2005/0089060 A1).

1. Regarding Claim 1 Vergnes teaches and describes an electronic circuit for cryptographic processing, having a set of combinatorial logical circuits, the set of combinatorial logical circuits comprising a first combinatorial logical circuit, arranged to perform a first set of logical

Art Unit: 2131

operations on input data and to produce output data, the output data having a functional relation to the input data, characterized in that the set of combinatorial logical circuits further comprises at least a second combinatorial logical circuit, arranged to perform a second set of logical operations on the same input data and to produce output data, the output data having an identical functional relation to the input data, wherein the first set of logical operations is different from the second set of logical operations, and wherein the electronic circuit is arranged to dynamically select one combinatorial logical circuit of the set of combinatorial logical circuits for performing logical operations on the input data and producing output data (Fig.4-6, and [0031-0036, 0046-0047, and 0051]).

2. Regarding Claim 5 Vergnes teaches and describes an electronic circuit for cryptographic processing, comprising: a combinatorial logical circuit arranged to perform logical operations on input data and to produce output data, a storage element for storing output data produced by the combinatorial logical circuit, characterized in that the electronic circuit further comprises a first set of an encoding means and a corresponding decoding means, arranged for encoding first output data before storing the first output data in the storage element and decoding the first output data after retrieving the first output data from the storage element, respectively, and wherein the electronic circuit is arranged to dynamically control the activation of the first set of an encoding means and a corresponding decoding means (Fig.4-6, and [0031-0036, 0046-0047, and 0051]).

Art Unit: 2131

3. Regarding Claim 9 Vergnes teaches and describes a method of processing cryptographic data, comprising: using a first set of logical operations for processing input data and producing output data, the output data having a functional relation to the input data, characterized in that the method further comprises: using a second set of logical operations for processing the same input data and producing output data, the output data having an identical functional relation to the input data, wherein the first set of logical operations is different from the second set of logical operations, dynamically selecting a set of logical operations, of a set comprising at least the first set of logical operations and the second set of logical operations, for processing the input data (Fig.4-6, and [0031-0036, 0046-0047, and 0051]).

4. Regarding Claim 10 Vergnes teaches and describes a method of processing cryptographic data, comprising: using a set of logical operations for processing input data and producing output data, storing the output data in a storage element, characterized in that the method further comprises: encoding the output data before storing the output data in the storage element, decoding the encoded output data after retrieving from the storage element, dynamically controlling the encoding and corresponding decoding of the output data (Fig.4-6, and [0031-0036, 0046-0047, and 0051]).

5. Claims 2-4, 6-8, and 11 are rejected applied as above rejecting Claims 1, 5, and 10. Furthermore, Vergnes teaches and describes a method of processing cryptographic data, wherein  
As per Claim 2, comprising at least a first set of combinatorial logical circuits and a second set of combinatorial logical circuits, and arranged to use output data produced by the first

Art Unit: 2131

set of combinatorial logical circuits as input data of the second set of combinatorial logical circuits (Fig.4, and [0031-0033, and 0051]).

As per Claim 3, further comprising: a selection circuit arranged for generating a signal to select one combinatorial logical circuit of the set of combinatorial logical circuits, a splitter circuit arranged for inputting the input data to one combinatorial logical circuit of the set of combinatorial logical circuits, depending on the signal, a merger circuit arranged for outputting the output data from one combinatorial logical circuit of the set of combinatorial logical circuits, depending on the signal (Fig.4, and [0034-0036, 0046-0047]).

As per Claim 4, further comprising a timing circuit arranged to determine the points in time at which the selection circuit generates the signal to select one combinatorial logical circuit of the set of combinatorial logical circuits (Fig.4-6, and [0046-0048]).

As per Claim 6, further comprising a second set of an encoding means and a corresponding decoding means, arranged for encoding second output data before storing the second output data in the storage element and decoding the second output data after retrieving the second output data from the storage element, respectively, wherein the encoding of the first output data is different from the encoding of the second output data, and wherein the electronic circuit is further arranged to dynamically select one set of an encoding means and a corresponding decoding means, of a set comprising at least the first set of an encoding means and a corresponding decoding means and the second set of an encoding means and a corresponding decoding means, for encoding and decoding of the output data (Fig.5, and [0037-0045]).

Art Unit: 2131

As per Claim 7, further comprising a timing circuit arranged to determine the points in time at which the electronic circuit selects one set of an encoding means and a corresponding decoding means, of a set comprising at least the first set of an encoding means and a corresponding decoding means and the second set of an encoding means and a corresponding decoding means (Fig.5, and [0046-0049]).

As per Claim 8, the combinatorial logical circuit comprises a first combinatorial logical circuit and at least a second combinatorial logical circuit, the first combinatorial logical circuit arranged to perform a first set of logical operations on input data and to produce output data, the output data having a functional relation to the input data, the second combinatorial logical circuit arranged to perform a second set of logical operations on the same input data and to produce output data, the output data having an identical functional relation to the input data, wherein the first set of logical operations is different from the second set of logical operations, and wherein the electronic circuit is arranged to dynamically select one combinatorial logical circuit, of a set comprising at least the first combinatorial logical circuit and the second combinatorial logical circuit, for performing logical operations on the input data and producing output data (Fig.4-6, and (Fig.4-6, and [0031-0047, and 0051])).

As per Claim 11, a cryptographic device comprising an electronic circuit according to claim 1 (Fgi.4-6).

Art Unit: 2131

***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to SYED ZIA whose telephone number is (571)272-3798. The examiner can normally be reached on 9:00 to 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ayaz Sheikh can be reached on 571-272-3795. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SZ

September 26, 2008

/Syed Zia/

Primary Examiner, Art Unit 2131